A n approach to the test and diagnosis of fully differential analogue circuits is described in this paper. 
Iiitroduction
In the last few years, analogue and mixed-signal integrated circuits have grown in importance, representing nowadays a relevant part of the market both in terms of production volume and of applications [l] . The integration of this type of circuits impacts not only design, but testing and diagnosis as well. As a consequence, various design for testability (DFT) and built-in self-test (BIST) schemes have been proposed.
To our knowledge, BIST approaches are limited to an analogue scan path that provides observability of circuit internal points (Analogue-BIST [a]), to the use of pattern generators and signature analysers associated, respectively, with a digital-to-analogue and an analogue-to-digital converter for testing the analogue parts of mixed-signal circuits (Hybrid-BIST [3] ), and to a technique for verifying via special detectors whether or not the tested parameters (gain, phase, etc.) are within an acceptance window (Translation- Given that the previous BIST techniques either are not adequate, or will fail to exploit the inherent redundancy of fully differential circuits, in this paper we propose a suitable analogue BIST structure for off-line testing and diagnosis of this class of circuits.
Testing f i l l y Differential Circuits
The widespread use of fully differential circuits is mainly justified by the fact that they achieve high performance requirements, such as high linearity and high signal-to-noise ratio. In addition, the application range of this class of circuits [5] covers continuous filtering (transconductor filters), switched-capacitor filters, algorithmic analogue-to-digital converters, etc.
The test of fully differential circuits has initially been addressed in [6] , where the problems faced while designing self-checking mixed-signal integrated circuits were identified. More recently, the design of checkers for concurrent error detection in fully differential and duplicated circuits has been presented [7] .
While on-line monitoring is usually necessary for high safety systems, the hardware overhead, the signal degradation and the loss in diagnosis resolution may be important. Therefore, for circuits which do not require such an on-line testing capability, an off-line test approach should overcome these drawbacks. ~o n t o m p y \ n t h o u t f e e a l l o r p a r t o f~m a t e n a l 1 s g r a n t e d pmvlded that the mples are not made or d~~k~b u t e d 
Off-line Test Strategy
and in a fully differential circuit the amplifier inputs are at a virtual ground (In+ M 0 and In-M 0). In figure 1 , the input I to the circuit corresponds to a differential signal I (represented by I1 and I2), the inputs of all the operational amplifiers are at a virtual ground during correct operation and the outputs of the amplifiers must represent differential signals.
The two main classes of faults commonly used for analogue circuits -catastrophic (or hard) and parametric (or soft) faults -are considered. We assume a complete set of single hard faults in the operational amplifiers. These faults include three types of MOS transistor shorts (gate-source, gate-drain and sourcedrain) and three types of opens (gate, source and drain). For the passive components, capacitor and resistor shorts and opens are taken into account. Soft faults in passive components are also considered. Finally, differential faults (such as shorts between differential nodes) cannot be detected and they must be prevented by considering appropriate layout rules.
A deviation of a passive component from its nominal value can only be observed by balance checking in the inputs of the amplifier to which the component is connected to. For example, a fault in R2 in figure 1 will result in a value for J 1 and J2 different from analogue ground. Since the amplifier is not faulty, J1 m J2. The outputs of all amplifiers will still be differential (AU2 M -AUl) and the fault in R2 will only be observable by balance checking in node J . Figure 2 represents the effect of hard faults in passive components connected to node J . The common mode signal J l + J 2 is made relative to the input differential signal 11-12. These curves are valid if the amplifiers do not reach saturation for the input voltage applied. For each fault, there is a frequency region in which the common mode signal can be observed. In the case of a faulty amplifier, two classes of faults must be considered. The first class includes faults which involve the gates of the transistors in the input differential pair of the amplifier. These faults include two shorts (gate-drain and gate-source) for each input transistor. We have found that these faults always result in a non-differential signal at the input of the amplifier. The amplifier is saturated and the outputs are stuck at Vdd and DC ground, respectively. This fault is propagated to the rest of the circuit and results in the saturation of the other amplifiers. The outputs of the circuit are then stuck at Vdd and DC ground.
The second class of amplifier faults include hard faults in all components except the faults in the previous class. We have found by fault simulation that all faults which affect the behaviour of the amplifier result in an asymmetry in the differential outputs. Some 8% of faults do not change at all the operational amplifier behaviour. These faults have been examined in a multiple fault context and the output behaviour produced by any double fault was found to fall into one of the two previous classes of faults. Finally, it can readily be shown for the circuit of figure 1 that if the output of an operational amplifier is not differential, its input cannot be differential either.
Analogue BIST
The analogue BIST structure proposed is shown in figure 3 . Differential nodes in the signal path are observed via an analogue multiplexer. Signals Bid-Reset control the BIST circuitry. For 0-0 the BIST is disabled. When Reset is set to 1, the counter is cleared and the multiplexer selects the differential signal S1 which corresponds to Vin. Thus, for 1-1 a test for the analogue observer can be carried out since Vin is seen at its inputs. For 0-1, which clears the counter, followed by 1-0, the test of the fully differential circuit is carried out. It must be noted that the counter and the analogue multiplexer are sufficiently exercised during testing.
The analogue block observer is shown in figure 4 . It operates as a samnle-and-comDare circuit as follows: during phase 4, the operational amplifiers actuate as voltage followers. The differential signals Sp and Sn selected by the multiplexer are stored in the capacitors of the decoding circuit. during phase 5, the operational amplifiers actuate as comparators. The decoder adds Sp and Sn and the result is compared with the acceptance window -e and e. For a code signal, the output outl-out2 gives 10 and non-code signals give either 00 or 11. In addition, a new differential node is selected during 5 by incrementing the digital counter. This factor must also be applied to the values of the tolerance window [-e, e] in order to increase the precision of the circuit. Circuit precision is limited by the effects of charge injection in the switches and operational amplifier offsets.
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The performance of the analogue observer is shown in figure 5 (with Cd=lOpF). The analogue ground is set to 2.5 DC volts. Sn is kept at an AC value of -1 volt (1.5 DC). A step function from 1.06 volts t80 1.14 volts is applied to Sp after 4 p-seconds with an increase of 10 milivolts each 2 p-seconds. The phase of the common mode signal can be determined from the outputs of the observer. The pass by zero of signal J will cause the error signal to change state from 00 to 11 (for an increasing common mode signal) or from 11 to 00 (for a decreasing signal). The common mode signal will thus produce square output signals from which the phase can be determined.
If the operational amplifiers are not faulty, equaduring the comparison. The output of amplifier OA2 moves towards Vdd during the comparison after 1.1 volts in Sp, as required. It must be observed that the speed of change is initially too slow (for the frequency of 0.5 MHz) to reach the threshold value of the EXNOR gate and thus signaling an error.
Fault Diagnosis
A procedure for the diagnosis of a single fault in a differential circuit is presented next. For passive components, the location of hard faults is seen as a particular case of the location of soft faults. As discussed in section 3, a fault in a circuit component will only affect the balance of some of the differential signals in the circuit. For the circuit of figure 1, table 1 classifies the components according to the signals affected.
input differential pair discussed in section 3, which affect the input signal, can be identified. This is because they result in the saturation of the circuit amplifiers and the circuit primary outputs are stuck at differential power rails regardless of the input voltage.
Cases I, I1 and 111 are all observed at distinct differential nodes. The location of faulty components in case I is illustrated next. A similar analysis can be performed for the location of faulty components in cases I1 and 111. For case I, node J is affected.
It must first be noted that faults in oppositely situated components (Rl/R3, R2/R4, R9/R10 and C2/C4) are equivalent from the point of view of the absolute value of the common mode signal J. However, the common mode signal has opposite phase with respect to the differential input for faults of the same value in oppositely situated components. For example, considering a sinusoidal differential input in the circuit of figure 1, figure 6 represents the phase of the signal J for shorts in components R9 and R10. (this equally applies to components R2/R4 and R9/R10 which are not shown in figure 7) . It must be noted that for higher input voltages the region of undetectability becomes narrower (considering that the amplifiers do not reach saturation).
For the 1oca.tion of a fault, the procedure must first find the range of frequencies for which a fault is detected by the observer. For example, consider a fault which is only detected in the range 400Hz-3600Hz. The region of fault detection is then intersected with the fault detection boundaries as shown in figure 7 .
From the figure, it is clear, for example, that the fault cannot be located in R1: a fault in R1 detected at 400Hz should also be detected at lower frequencies.
The faulty component is that one for which the fault detection region determined with the analogue observer is limited at both ends by a fault detection boundary. For the example, the fault must be located in component C2 (or C4 according to the phase of the common mode signal) and the deviated parameter has a value of C2 = 2 C2n according to figure 7(b).
Conclusion
This work presents a BIST scheme for a class of analogue circuits which has gained much importance over the recent years for high performance systems. Our approach represents, to our knowledge, the first attempt at efficiently integrating test and diagnosis for fully differential analogue integrated circuits. The testing approach achieves full coverage of hard faults in passive components and a high coverage of hard faults in active components. With respect to soft faults, given the maximum component deviation allowed, it is possible to determine the observer acceptance window and the amplitude of the input test signal which ensure full coverage. A diagnosis procedure for the location of faulty components is presented. In particular, for the location of soft faults in passive components, a new concept of fault detection boundary is introduced. These boundaries allow the location of a faulty passive component and the determination of its defective value.
